

What is claimed is:

1 1. An apparatus to tune a tunable Gm-C circuit, the
2 apparatus comprising:
3 a master Gm-C circuit comprising a tunable element,
4 wherein the master Gm-C circuit is configured to provide a
5 waveform that is dependent on a tuning signal that is
6 applied to the tunable element;
7 a precision signal generator to provide a precision
8 signal;
9 a sampler having a first input coupled to the waveform
10 from the master Gm-C circuit, a second input coupled to the
11 precision signal, and an output to provide a tuning error
12 signal; and
13 a tuning control stage having an input coupled to the
14 output of the sampler and having an output to provide the
15 tuning signal to the master Gm-C circuit and to the tunable
16 Gm-C circuit.

1 2. An apparatus as defined in Claim 1, wherein the
2 sampler provides a tuning error signal that is dependent a
3 relationship between the precision signal generator and
4 waveform provided by the master Gm-C circuit.

1 3. An apparatus as defined in Claim 2, wherein the
2 tuning error signal assumes a first value in response to a
3 tuning error in a first direction and assumes a second
4 value in response to a tuning error in a second direction.

1 4. An apparatus as defined in Claim 3, wherein the
2 first circuit comprises a comparator and the second circuit
3 comprises a sampler.

1 5. An apparatus to tune a Gm-C circuit, the
2 apparatus comprising:
3 a time-constant circuit comprising a master
4 controllable element matched to a slave
5 controllable element in the Gm-C circuit;
6 a comparator coupled to the time-constant circuit;
7 a sampler coupled to the comparator, the counter to
8 generate a tuning error signal; and
9 a tuning control stage coupled to the sampler to
10 provide a corrected tuning voltage to the master
11 controllable element in the time-constant circuit
12 and to the slave controllable element in the Gm-C
13 circuit.

1 6. An apparatus as defined in Claim 5, wherein the
2 comparator comprises a first input coupled to a reference
3 voltage and a second input coupled to the time constant
4 circuit, wherein the comparator is operative to provide a
5 comparator output signal determined by the relationship
6 between reference voltage and a ramping voltage from the
7 time-constant circuit.

1 7. An apparatus as defined in Claim 6, wherein the
2 comparator is configured to provide a comparator output
3 signal to the sampler so that the sampler generates a

4 tuning error signal in response to a transition in the
5 comparator output signal.

1 8. An apparatus as defined in Claim 5, wherein the
2 tuning control stage is operative in response to the tuning
3 error signal so that the tuning control stage effects
4 correction of the tuning voltages in a first direction in
5 response to a first value of the tuning error signal and
6 effects correction of the tuning voltage in a second
7 direction in response to a second value of the tuning error
8 signal.

1 9. An apparatus as defined in Claim 8, wherein the
2 comparator comprises a first input coupled to a reference
3 voltage and a second input coupled to the time constant
4 circuit, wherein the comparator is operative to provide an
5 output signal determined by the relationship between
6 reference voltage and a ramping voltage from the time-
7 constant circuit.

1 10. An apparatus as defined in Claim 9, wherein the
2 comparator is configured to provide an output signal to the
3 sampler so that the sampler generates a tuning error signal
4 in response to a transition in the comparator output
5 signal.

1 11. An apparatus as defined in Claim 8, wherein the
2 tuning control stage is configured to provide, during the
3 course of a tuning process, a sequence of digital tuning
4 signals, wherein the sequence of digital tuning signals
5 converges to a final digital tuning signal that
6 approximates an ideal digital tuning signal.

1 12. An apparatus as defined in Claim 11, wherein the
2 tuning control stage is configured to provide a
3 predetermined initial digital tuning signal at inception of
4 a tuning process and to provide subsequent sequential
5 digital tuning signals in response to operation of the
6 time-constant circuit.

1 13. A method comprising:
2 effecting a time period that is related to a master
3 controllable tuning element;
4 enabling a counter to operate during the time period;
5 sampling an output of the counter upon expiration of
6 the time period;
7 coupling an output of the counter, upon expiration of
8 the time period, to a tuning control stage;
9 in the tuning control stage, providing a tuning signal
10 in response to the output of the counter upon
11 expiration of the time period; and
12 coupling the tuning signal to a slave controllable
13 tuning element.

1 14. A method as defined in Claim 13, wherein
2 effecting a time period comprises:
3 causing a time-varying signal to be applied from a
4 time-constant circuit to a first input of a
5 comparator, wherein the comparator comprises a
6 second input to which there is applied a
7 reference signal.

1 15. A method as defined in Claim 14, wherein the
2 time-constant circuit comprises a master controllable
3 component that is controlled by the tuning voltage.

1 16. A method as defined in Claim 15, further
2 comprising:
3 applying a corrected tuning voltage to the time-
4 constant circuit so as to control the master
5 controllable component in a manner that causes a
6 value of the master controllable component to
7 approach a predetermined value.

1 17. A method as defined in Claim 16, further
2 comprising:
3 applying the corrected tuning voltage to a slave
4 controllable component.

1 18. A method as defined in Claim 17, wherein the
2 master controllable component and the slave controllable
3 component are capacitances.

1 19. A method as defined in Claim 17, wherein the
2 master controllable component and the slave controllable
3 component are transconductances.

1 20. A method as defined in Claim 17, wherein the
2 tuning control stage provides a predetermined initial
3 digital tuning signal at inception of a tuning process and
4 provides sequential tuning signals in response to a tuning
5 error signal from the counter and wherein subsequent tuning
6 signals incorporate a correction, the polarity of a
7 correction being determined by the tuning error signal and
8 the magnitude of a correction being determined by an
9 immediately preceding correction..

1 21. A method as defined in Claim 13, further
2 comprising:
3 in the tuning control stage, providing an initial
4 digital tuning signal upon inception of a tuning
5 process.

1 22. A method as defined in Claim 21, further
2 comprising:
3 providing, in the tuning control stage during the
4 course of a tuning process, a sequence of digital
5 tuning signals, wherein the sequence of digital
6 tuning signals converges to a final digital
7 tuning signal that approximates an ideal digital
8 tuning signal within a predetermined precision.

1 23. A method as defined in Claim 22, further
2 comprising:

3 driving the counter with a clock signal that has a
4 clock period that is related to an ideal tuning
5 voltage.

1 24. A method as defined in Claim 23, wherein sampling
2 the counter output results in a binary sampling signal that
3 is used to determine the direction of correction imparted
4 to a then-existing digital tuning signal.

1 25. A method as defined in Claim 23, further
2 comprising:

3 charging the master controllable tuning element to a
4 predetermined reference voltage;
5 determining the value of an output of the counter at a
6 sampling instant that corresponds to the
7 expiration of the time period; and
8 effecting a correction in the tuning voltage, wherein
9 the direction of the correction is determined by
10 a sampled value of the counter output and the
11 magnitude of the correction is a function of an
12 immediately preceding correction.

1 26. A method as defined in Claim 25, wherein the
2 tuning signal is a digital signal and wherein completion of

3 a tuning process is determined by detection of successive
4 values of a least significant bit of the digital tuning
5 signal.

1 27. An article comprising a machine-readable storage
2 medium on which there are stored instructions that, if
3 executed, enable the system to:
4 effect a time-period that depends on a master
5 controllable tuning element;
6 enable a clock to operate during the time period, the
7 clock having predetermined a clock period;
8 sample an output of the clock upon expiration of the
9 time period;
10 derive a binary signal from the sampled clock output;
11 and
12 develop a digital tuning signal in response to the
13 sampled clock output, the digital tuning signal
14 to be coupled to the master controllable tuning
15 element and to the slave controllable tuning
16 element.

1 28. An article as defined in Claim 27, further
2 comprising instructions that, if executed, enable the
3 system to:
4 provide an initial digital tuning signal upon
5 inception of a tuning process.

1 29. An article as defined in Claim 28, wherein the
2 initial digital tuning signal corresponds to approximately
3 a midpoint of an applicable tuning range.

1 30. An article as defined in Claim 28, further
2 comprising instructions that, if executed, enable the
3 system to provide, in the course of the tuning process, a
4 sequence of digital tuning signals, wherein the sequence of
5 digital tuning signal converges to a final digital tuning
6 signal that approximates an ideal digital tuning signal
7 within a predetermined precision.

1 31. A tuning apparatus comprising:
2 a waveform generator to provide a time-varying
3 waveform, the waveform generator comprising a
4 master controllable tuning element;
5 a clock generator to provide a precision clock signal;
6 means responsive to the time-varying waveform for
7 sampling the precision clock signal; and
8 a tuning control stage coupled to the means for
9 sampling to generate a corrected tuning signal in
10 response to an output of the means for sampling,
11 the corrected tuning signal to be provided to the
12 master controllable tuning element and to a slave
13 controllable tuning element.

1 32. A tuning apparatus as defined in Claim 31,
2 wherein the master controllable tuning element is matched
3 to the slave controllable tuning element.

1 33. A tuning apparatus as defined in Claim 31,
2 wherein the sampling means comprises:
3 a first circuit to provide a binary output signal that
4 has a value determined by the time-varying
5 waveform; and

6 a second circuit coupled to the first circuit and to
7 the clock generator, the second circuit to
8 provide a tuning error signal.

1 34. A tuning apparatus as defined in Claim 33,
2 wherein the tuning error signal assumes a first value in
3 response to a tuning error in a first direction and assumes
4 a second value in response to a tuning error in a second
5 direction.

1 35. A tuning apparatus as defined in Claim 33,
2 wherein the first circuit comprises a comparator and the
3 second circuit comprises a sampler.

1 36. A tuning apparatus as defined in Claim 35,
2 wherein the comparator comprises a first input coupled to a
3 reference voltage and a second input coupled to the
4 waveform generator circuit, wherein the comparator is
5 operative to provide a comparator output signal determined
6 by the relationship between the reference voltage and the
7 time varying waveform.

1 37. A tuning apparatus as defined in Claim 33,
2 wherein the tuning control stage is operative in response
3 to the tuning error signal so that the tuning control stage
4 effects correction of the tuning signal in a first

5 direction in response to a first value of the tuning error
6 signal and effects correction of the tuning signal in a
7 second direction in response to a second value of the
8 tuning error signal.

1 38. A tuning apparatus as defined in Claim 37,
2 wherein the tuning control stage is configured to provide,
3 during the course of a tuning process, a sequence of
4 digital tuning signals, wherein the sequence of digital
5 tuning signals converges to a final digital tuning signal
6 that approximates an ideal digital tuning signal.

1 39. A tuning apparatus as defined in Claim 38,
2 wherein the correction stage is configured to provide a
3 predetermined initial digital tuning signal at inception of
4 a tuning process and to provide subsequent sequential
5 digital tuning signals in response to operation of the
6 waveform generator.

1 40. A tuning apparatus as defined in Claim 39,
2 wherein the first circuit comprises a comparator and the
3 second circuit comprises a sampler.

1 41. A tuning apparatus as defined in Claim 40,
2 wherein the comparator comprises a first input coupled to a
3 reference voltage and a second input coupled to the

4 waveform generator circuit, wherein the comparator is
5 operative to provide a comparator output signal determined
6 by the relationship between reference voltage and the time
7 varying waveform.

1 42. A tuning apparatus as defined in Claim 39,
2 wherein the tuning control stage is configured to effect
3 successive corrections in the digital tuning signal,
4 wherein the direction of a correction is responsive to a
5 value of an output of the means for sampling and the
6 magnitude of a correction is a function of an immediately
7 preceding correction.

1 43. A system comprising:
2 a low-noise amplifier (LNA) to receive a modulated
3 carrier;
4 a mixer coupled to the LNA;
5 a demodulator coupled to the mixer;
6 a tunable baseband filter coupled to the demodulator;
7 an apparatus to tune the filter, the apparatus
8 comprising:
9 a waveform generator to provide a time-varying
10 waveform, the waveform generator comprising
11 a master controllable tuning element;
12 a clock generator to provide a precision clock
13 signal;
14 a sampling circuit responsive to the time-varying
15 waveform to sample the precision clock
16 signal; and
17 a tuning control stage coupled to the sampling
18 circuit to generate a corrected tuning
19 signal in response to an output of the
20 sampling circuit, the corrected tuning
21 signal to be provided to the master
22 controllable tuning element and to a slave
23 controllable tuning element in the filter.

/

1 44. A tuning apparatus as defined in Claim 43,
2 wherein the master controllable tuning element is matched
3 to the slave controllable tuning element.

1 45. A tuning apparatus as defined in Claim 43,
2 wherein the sampling circuit comprises:
3 a first circuit to provide a binary output signal that
4 has a value determined by the relationship of the
5 time-varying waveform to the clock generator; and
6 a second circuit coupled to the first circuit and to
7 the clock generator, the second circuit to
8 provide a tuning error signal.

1 46. A tuning apparatus as defined in Claim 45,
2 wherein the tuning control stage is operative in response
3 to the tuning error signal so that the tuning correction
4 stage effects control of the tuning signal in a first
5 direction in response to a first value of the tuning error
6 signal and effects correction of the tuning signal in a
7 second direction in response to a second value of the tuner
8 error signal.

1 47. A tuning apparatus as defined in Claim 46,
2 wherein the tuning control stage is configured to provide,
3 during the course of a tuning process, a sequence of
4 digital tuning signals, wherein the sequence of digital

5 tuning signals converges to a final digital tuning signal
6 that approximates an ideal digital tuning signal.

1 48. A tuning apparatus as defined in Claim 47,
2 wherein the tuning stage is configured to provide a
3 predetermined initial digital tuning signal at inception of
4 a tuning process and to provide subsequent sequential
5 digital tuning signals in response to operation of the
6 waveform generator.